My order
Share to:  
Location:Home > Stock Inventory > Product Details

Integrated Circuit(IC) positive edge Flip Flops 74LVC2G74DP TSSOP8/SOT505-2 marking V74

Hot selling goods

Product description
Logic Type
设置(预设)和复位 Set(Preset) and Reset
Number of Circuits
D型 D-Type
Number of Inputs
差分 Differential
Voltage - Supply
Current - Quiescent (Max)
Current - Output High, Low
Logic Level - Low
Logic Level - High
正边沿 Positive Edge
Max Propagation Delay @ V, Max CL
Description & Applications1.65 V ~ 5.5 V
描述与应用Single D-type flip-flop; positive-edge trigger General description The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH transition of the clock pulse. The D-input must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. Wide supply voltage range from 1.65 V to 5.5 V High noise immunity Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8B/JESD36 (2.7 V to 3.6 V) ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V 24 mA output drive (VCC = 3.0 V) CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5 V Multiple package options Specified from 40 C to +85 C and 40 C to +125 C.
List of related models

Record / license number:粤ICP备14038557号 Copyright ©: 2018 Eric Online Store Copyright ownership and reservation of all rights
Working hours: Mon to Sat 8: 00 ~ 22: 00