Scavenging browsing Mobile
Hot Search： SSM3K35MFV SSM3J36MFV 2SK3376TT-B
Integrated Circuit（IC） positive edge Flip Flops NC7SZ175P6X SOT-363/MAA06A marking Z75
| 逻辑类型 Logic Type | 复位 Reset |
| 电路数 Number of Circuits | D型 D-Type |
| 输入数 Number of Inputs | 非反相 Non-Inverted |
| 电源电压Vcc Voltage - Supply | 1 |
| 静态电流Iq Current - Quiescent (Max) | 1 |
| 输出高，低电平电流 Current - Output High, Low | 100MHz |
| 低逻辑电平 Logic Level - Low | 9.8ns |
| 高逻辑电平 Logic Level - High | 正边沿 Positive Edge |
| 传播延迟时间@Vcc，CL Max Propagation Delay @ V, Max CL | 32mA，32mA |
| Description & Applications | 1.65 V ~ 5.5 V |
| 描述与应用 | TinyLogic UHS D-Type Flip-Flop with Asynchronous Clear General Description The NC7SZ175 is a single positive edge-triggered D-type CMOS Flip-Flop with Asynchronous Clear from Fairchild’s Ultra High Speed Series of TinyLogic in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad VCC operating range. The device is specified to operate over the 1.65V to 5.5V VCC range. The inputs and output are high impedance when VCC is 0V. Inputs tolerate voltages up to 7V independent of VCC operating voltage. This single flip-flop will store the state of the D input that meets the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. A LOW input to Clear sets the Q output to LOW level. The Clear input is independent of clock. Features Space saving SC70 6-lead package Ultra small MicroPak leadless package Ultra High Speed; tPD 2.6 ns Typ into 50 pF at 5V VCC High Output Drive; ±24 mA at 3V VCC Broad VCC Operating Range; 1.65V to 5.5V Matches the performance of LCX when operated at 3.3V VCC Power down high impedance inputs/output Overvoltage tolerant inputs facilitate 5V to 3V translation Patented noise/EMI reduction circuitry implemented |
